⇒ Ex:

If the BLs in SRAM Cells are precharged to 0 V (instead of $\frac{Vdd}{2}$), is it possible for the Cell to change state during read operation?

Sol:

yes, this is almost the exact same situation as having them precharged to Vdd, one side will do nothing, and the other side will have larger bounce having more risk. Thus, precharging to $\frac{Vdd}{2}$ is best case

Ex: ⇒ what is the advantage of having NMOS pass transistors, as opposed to PMOS?

Sol:

(1) NMOS transistors have better mobility, thus lower resistance for smaller size

(2) PMOS requires NWell in layout, which much more area per cell, and that's critical here